## EU..OPEAN PATENT OFFICE

レジスタ

分周回路

**CPU** 

VDI

CKI

## Patent Abstracts of Japan

PUBLICATION NUMBER : JP5108193 PUBLICATION DATE : 30-04-93

PUBLICATION DATE : 30-04-93 APPLICATION NUMBER : JP910265802

APPLICATION DATE : 15-10-91

VOL: 17 NO: 464 (P - 1599)

AB. DATE : 24-08-1993 PAT: A 5108193

PATENTEE : NEC CORP PATENT DATE: 30-04-1993

INVENTOR : YOSHIMATSU NORIBUMI

INT.CL. : G06F1/04; G06F1/32;

G06F1/26; G06F15/78

TITLE : MICROCOMPUTER

ABSTRACT

clock frequency and to reduce power consumption with high efficiency by providing a voltage adjustment circuit reducing external power supply voltage and a selection circuit. CONSTITUTION: When a high speed operation is not requested from a microcomputer, (1) is written in a register 2 with an output C from a CPU 3. A frequency division circuit 1 divides the frequency of an external clock CK, generate an internal clock CK1 with low frequency and supplies it to the CPU 3. At the same time, a voltage adjustment circuit 4 drops external power supply

CK @

voltage VD to generate an internal power supply voltage VDI. When the high speed operation is requested from the microcomputer, (0) is written in the register 2 with the output C from the CPU 3. The frequency division circuit 1 uses the external clock CK as the internal clock CK1 and supplies it to the CPU 3. At the same

: PURPOSE: To set power supply voltage corresponding to an operation

time, the voltage adjustment circuit 4 uses the external power supply voltage VD as the internal power supply voltage VD1 and

supplies it to the CPU 3.